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Abstract 
Approximate string matching is one of the most important technologies in the field of computer science, and it 
is widely used in network security, computational biology, information retrieval, spelling correction and other 
areas. In these areas, there are huge amounts of data need to be addressed in time. So it requires a high-
performance string matching algorithm. At the same time, with the introduction of Compute Unified Device 
Architecture (CUDA), the general-purpose computing of Graphic Processing Unit (GPU) extended to more 
applications. This paper proposed a bit-parallel multiple approximate string match algorithm, and developed a 
GPU implementation which achieved speedups about 28 relative to a single-thread CPU code. 
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1. Introduction 
Approximate string matching allows a limited number k differences when searching for the occurrences of a 
pattern p of length m in a text T of length n. From the many existing models defining a "difference", we focus 
on the most popular one, called Levenshtein distance or edit distance [1]. Under this model, there are four 
approaches to solve this problem [2]. The first approach, which is also the oldest and most flexible, adapts a 
dynamic programming algorithm that computes edit distance. The second uses an automaton-based formulation 
of the problem and deals with the ways to simulate the automaton. The third, one of the most successful 
approaches, is based on the bit-parallel simulation of other approaches. Finally, the fourth approach uses a 
simple necessary condition to filter out large text areas and another algorithm to search the areas that cannot be 
discarded. 
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Bit-parallelism permits executing several operations simultaneously over a set of bits or numbers stored in a 
single computer word. In recent years, bit-parallelism plays an important role in string matching. This 
technique makes the time complexity of approximate string matching reduced from (mn)O  to ( m/w n)O , 
where w is the number of bits in a computer word. In multiple approximate string matching, we are to report all 
approximate occurrences simultaneously of a set of patterns P = {p1, p2,  , pr} in a text T = t1t2 n, where 
each pi is over a finite character set . 
We define the following terms: (i) bw-1bw-2 1b0 denotes bits of computer word of length w. (ii) 
Exponentiation is used denote bit repetition (e. g. 041=00001). C-like syntax is used for operations on the bits 
of computer words : s for bit- -wise and, ^ is bit-
bits. The shift left operation   is an 
alphabet of sizes 
In 1992, Wu and Manber presented an algorithm BPR to combine the Shift-Or algorithm and NFA with 
approximate string matching [3]. This algorithm builds a table B having one bit mask entry for each c  For 
i m-1, the mask B[c] has ith bit set to 1 iff P[i] = c otherwise it is 0. It packs each row i of the NFA in a 
different machine word Ri, with each state represented by a bit. It starts the search with Ri = 0m i1i, and the 
update formula to obtain the new Ri  position j from the current Ri values is: 
R0 0<<1) | 0m-11) & B[Tj]. 
Ri+1 i+1<<1) & B[Tj]) | Ri | (Ri<<1) | (Ri ). 
Whenever Rk & (10m-1)  0, we mark an occurrence. 
2. Related works 
To accelerate string matching, many hardware approaches are being proposed. For example, Scarpazza et al. 
port the deterministic finite automata version of the Aho-Corasick method to the IBM Cell Broadband Engine 
(CBE) [4-5]. While Zha et al. port a compressed form of the nondeterministic finite automata version of the 
Aho-Corasick method to the CBE [6]. Recent years, Graphic Processor Unit (GPU) has attracted a lot of 
attention due to its cost-effective parallel computing power. Smith et al. [7] use deterministic finite automata 
and extended deterministic finite automata to do regular expression matching on a GPU. A modified Wu-
Manber algorithm [8] and a modified suffix tree algorithm [9] are implemented on GPU to accelerate exact 
string matching. However, there is almost no GPU implementation for approximate string matching algorithms, 
let alone multiple approximate string matching. 
MASM (Multiple Approximate String Matching) is an algorithm for solving this problem through bit-
parallelism [10]. The main drawback of this algorithm is that it requires all the patterns are of equal length (m) 
and is disadvantageous to improve the performance through the use of GPU when r m  w. 
In this paper, we propose a new bit-parallel algorithm, which is more efficient to port to the GPU and can 
handle patterns of unequal length. We compare the performance of new algorithm with MASM and found that 
the new is faster. We also accelerate the new algorithm through a GPU. 
3. Proposed algorithm 
In 2011, R. Prasad and A. K. Sharma extended BPR algorithm for multiple patterns, which we called it 
MASM. It assumes that all patterns are of equal size (m) and w is the word length of computer used. To search 
a set of patterns p0, p1  pr-1 of length m in parallel, we concatenate all the patterns to form a single pattern. In 
this method, Ri is initialized as Ri = (0m-i1i)r. For each new text character c, R0 is replaced by R0 0<<1) | 
(0m-11)r) & B[Tj], and it reports an occurrence whenever Rk & (10m-1)r 0. 
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When patterns exceed the word size of the computer (e. g. rm > w), it uses ( = rm/ +1n w )words instead of 
taking a word for each entity. For these n words, left shift operation is modified as follows : For a k times  left 
shift, a mask is calculated that is used to shift k most significant bits of wi to k least significant bits of wi+1. So 
between the n words, it exists data dependence and needs extra operations. 
For solving data dependence, we concatenate all the patterns to form new patterns without using all the bits 
of a computer word. Every pattern is included in a new pattern entirely. Then every new pattern can be 
processed independently. For example, for the patterns p0 = 123456789, p1 = 012345678, p2 = 987654321 and 
p3 = 876543210, we form two new patterns p0  = p0p1p2 =123456789012345678987654321 and p1  = p3 = 
876543210 instead of p0  = 12345678901234567898765432187654 and p1  = 3210 in MASM. It uses (n) to 
denote the number of computer words for each entity. Similar to BPR algorithm, it builds bit-parallel 
automations for the concatenated patterns and B table. It also set-up k+1 bit masks R0,R1, Rk, each 
representing the active bits of each NFA row. Ri[j i k  j n-1, is initialized as Ri[j] = (0m-i1i)r/n, when 
rm  w. For each new text character c,  j n-1, R0[j] is computed as: 
R0[j]  = ((R0[j]<<1)|(0m-11)r/n) & B[j][c], and for 1 i k, in increasing order, compute the new value of Ri[j] 
as: 
Ri[j]  = ((Ri[j]<<1) & B[j][c]) | Ri-1[j] | (Ri-1[j] << 1) | (Ri-1[j]  << 1) 
Finally, we report an occurrence whenever Rk[j] & (10m-1)r/n  0. 
When the patterns are of unequal length, we use m[r] to store all of their lengths. After concatenating them, 
Ri, i k, is initialized as Ri = (0m[r-1]1i) (0m[r-2]1i)  (0m[0]1i). For each new text character c, R0 is computed as: 
R0 0<<1) | (0m[r-1]10m[r-2]1 0m[0]1)) & B[Tj], and for 1 i k, Ri is: 
Ri+1  = ((Ri+1<<1) & B[Tj]) | Ri | (Ri<<1) | (Ri ). 
Finally, whenever Rk & (10m[r-1]-110m[r-1]-1 10 m[0]-1)  0, it reports an occurrence. 
We call this algorithm impMASM. This approach is applicable when number of pattern (r) is not very large. 
Time complexity of the algorithm is O( / )rm w nk . 
4. GPU implementation 
A GPU implementation of impMASM algorithm involves three steps, including computation in CPU, 
searching in GPU and output. During in CPU, we construct B table for the concatenated patterns, and split the 
text into n pages of equal size. In order to guarantee the integrity of searching, the ith page should overlap 
(i+1)th page with its content of length (m+k). Then the pages of text are textured into page-matrix column-wise 
for achieving combination accessing. Then we load data from main memory to GPU memory. Searching is 
executed in GPU with SIMT (Single Instruction Multiple Threads) execution model. Finally, the result is 
transferred to main memory. 
 
GPU
CPU
Host memory
Text Patterns
Result Page2Page1Page0 Table B
Constant   memory
Global  memory
Page2Page1Page0
Table B
Result
block
block1
block0
thread0 thread2thread1
 
Fig. 1 impMASMg1  
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The performance of a CUDA program vastly depends on appropriate utilizations of registers and various 
memory spaces. For searching in GPU, we propose three implementation models, illustrating as follows: 
impMASMg1: The text is loaded in global memory, and each thread processes a page. Table B is loaded in 
constant memory. The result of occurrences is stored in global memory. Satisfying global memory coalesced 
access is recognized as the most important optimization tip. Maximum memory bandwidth is achieved when 
adjacent threads access to adjacent memory addresses. To meet such requirements, the text is stored by 
columns. 
impMASMg2: With the text bound to texture memory, we tend to take advantage of its cache mechanism, 
and reduce memory access. 
GPU
Global memory
CPU
Host memory
Text Patterns
Result Page2Page1Page0 Table B
Constant   memory
Texture  memory
Page2Page1Page0
Bi
nd
Table B
Result
block
block1
block0
thread0 thread2thread1
 
Fig. 2 impMASMg2 
impMASMg3: The text is loaded in global memory, and different patterns are processed in different blocks. 
Then we will find that is there any difference between this and impMASMg1 on performance. 
GPU
Global memory
CPU
Host memory
Text P0
Result Page2Page1Page0 B0
Constant   memory
Result
blockr-1
block1
block0
thread0 thread2thread1
P1 Pr-1
B1 Br-1
B0 B1 Br-1
Page2Page1Page0
 
Fig. 3 impMASMg3 
5. Experimental result 
We have conducted experiments in order to evaluate the performance of our algorithm. The results are 
presented and discussed in the following subsections. The experiments were performed on a CPU Inter Core i3 
2.27GHz with 2.0GB RAM and running a 32-bit Win7 OS. The GPU is GeForce 310M 1.53GHz with 512MB 
RAM. All the programs were compiled with Visual Studio 2008. 
5.1. Bit-parallel multiple approximate string matching on CPU 
In this experiment we tested our impMASM algorithm against MASM. 
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The text we used was composed of listeria DNA of size 1MB (http://sisap.org/Metric_Space_Library.html) and
natural language English text of size 1MB (http://kdd.ics.uci.edu/summary.data.type.html). The set of patterns was the 
same for each algorithm. We set k=1, and tested with pattern lengths m = {9,17}, and the patterns were selected
randomly from the text. For each pattern numbers (r), we measured the CPU time.
The results are depicted in Fig. 4 and Fig. 5. Our algorithm performs very well especially with patterns of 
length m w/2, otherwise there is no difference from original algorithm.
Fig. 4 Compare of MASM and impMASM, m=9
Fig. 5 Compare of MASM and impMASM, m=17
5.2. Implementation on GPU
Fig. 6 Comparison of three implementations with different sizes of text
In the first experiment we tested the three implementations of impMASM.
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The text we used was natural language English text (http://kdd.ics.uci.edu/summary.data.type.html). We set k=1, and 
tested with text sizes n = {0.5, 1, 2, 4, 8, 16} (MB). The number of patterns was 80 with unequal lengths. For 
each text size (n), we measured the GPU time. The results are show in Fig. 6.
The text we used was composed of listeria DNA of size 4MB (http://kdd.ics.uci.edu/summary.data.type.html). We set
k=1, and tested with numbers of patterns r = {1, 2, 4, 8, 16, 32, 64}. For each pattern numbers (r), we measured 
the GPU time. The results are show in Fig. 7.
Fig. 7 Comparison of three implementations with different numbers of patterns
The results shown in Fig.6 and Fig. 7, illustrated that impMASMg2 and impMASMg3 perform better, and 
there is no difference between them.
In the second experiment, we tested the speedup of GPU implementation.
Fig. 8 The speedup of GPU implementation
The text we used was composed of listeria DNA of size 8MB (http://kdd.ics.uci.edu/summary.data.type.html). We set
k=1, and tested with numbers of patterns r = {2, 4, 8, 16, 32, 64}. For each pattern numbers (r), we measured 
the GPU time. In the left side of Fig. 8, C-impMASM denotes CPU time. G-impMASM1 denotes GPU time
including transmission time between CPU and GPU, while G-impMASM2 is just GPU time. In the right, 
imp1T denotes the speedup of G-impMASM1, and imp2T is the speedup of G-impMASM2.
The results illustrate that, the speedup of GPU implementation is about 28 times. With the increasing in
pattern numbers, data transmission time between CPU and GPU is covered much better. Therefore, GPU 
performs better for compute-intensive large computing tasks.
6. Conclusion
In this paper, we have proposed a bit-parallel multiple approximate string match algorithm, and it performs 
better than the existing algorithm when the patterns are short. We also developed a multiple matching for a
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GPU that is based on the modified algorithm. Experiments show that our GPU implementation achieves 
speedups about 28 relative to a single-thread CPU code. 
As part of future research, we plan to apply the algorithm to more suitable applications on GPU such as 
Network Intrusion Detection etc. 
Acknowledgements 
This work was supported by National Nature Science Foundation of China (No. 61003295), Strategic 
Priority Research Program of Chinese Academy of Sciences (XDA06030602), National 863 Program (No. 
2011AA010705).  
References 
[1] V. Levenshtein. Binary codes capable of correcting spurious insertions and deletions of ones. Probl. Inf. Transmission 1965;1:8-17. 
[2] Gonzalo  Navarro. A guided tour to approximate string matching. ACM Computing Surveys(CSUR) 2001;33(1):31-88. 
[3] S.Wu, U.Manber. Fast text searching: allowing errors.Communications of the ACM 1992;35(1):83-91. 
[4] D. Scarpazza, O. Villa, F. Petrini. Peak-Performance DFA-based String Matching on the Cell Processor. Third IEEE/ACM 
Intl.Workshop on System Management Techniques, Processes, and Services, within IEEE/ACM Intl. Parallel and Distributed 
Processing Symposium; 2007. 
[5] D. Scarpazza, O.Villa, F.Petrini. Accelerating Real-Time String Searching with Multicore Processors. IEEE Computer Society;2008. 
[6] X. Zha, D. Scarpazza, S. Sahni. Highly compressed multi-pattern string matching on the Cell Broadband Engine. Computers and 
Communications (ISCC), 2011 IEEE Symposium on; 2011, p. 257-264.  
[7] R. Smith, N. Goyal, J. Ormont et al. Evaluating GPUs for Network Packet Signature Matching. International Symposium on 
Performance Analysis of Systems and Software; 2009. 
[8] N. F. Huang, H. W. Hung, S. H. Lai, Y. M. Chu, W. Y. Tsai. A gpu-based multiple-pattern matching algorithm for network intrusion 
detection systems. in Proc. 22nd International Conference on Advanced Information Networking and Applications (AINA);2008, p. 
62 67. 
[9] M. C. Schatz and C. Trapnell. Fast Exact String Matching on the GPU. Center for Bioinformatics and Computational Biology, 2007. 
[10] R.Prasad, A.K.Sharma, A.Singh. Efficient bit-parallel multi-patterns approximate string matching algorithms. Scientific Research and 
Essays 2011;6(4):876-881. 
